

CSE 244A (Section Id: 983558)
VLSI Test

Journal Reading List

Professor Alex Orailoglu
EBU3B 3134
Tel: 858-534-0914 Fax: 858-534-7029
email: alex@cs.ucsd.edu

- Alberto Bosio, Patrick Girard, Serge Pravossoudovitch, and Arnaud Virazel, *A comprehensive framework for logic diagnosis of arbitrary defects*, in **IEEE Transactions on Computers**, Volume 59, Issue 3, March 2010, Page(s): 289-300.
- Dariusz Czysty, Mark Kassab, Xijiang Lin, Grzegorz Mrugalski, Janusz Rajska and Jerzy Tyszer, *Low-Power Scan Operation in Test Compression Environment*, in **IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems**, Volume 28, Issue 11, November 2009, Page(s):1742 - 1755.
- Elif Alpaslan, Yu Huang, Xijiang Lin, Wu-Tung Cheng and Jennifer Dworak, *On Reducing Scan Shift Activity at RTL*, in **IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems**, Volume 29, Issue 7, July 2010, Page(s):1110 - 1120.
- Mingjing Chen and Alex Orailoglu, *Examining Timing Path Robustness under Wide-Bandwidth Power Supply Noise through Multi-Functional-Cycle Delay Test*, in **IEEE Transactions on Very Large Scale Integration (VLSI) System**, Volume 22, Issue 4, April 2014, Page(s): 734-746.
- Michihiro Shintani, Takumi Uezono, Tomoyuki Takahashi, Kazumi Hatayama, Takashi Aikyo, Kazuya Masu and Takashi Sato, *A Variability-Aware Adaptive Test Flow for Test Quality Improvement*, in **IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems**, Volume 33, Issue 7, July 2014, Page(s):1056 - 1066.
- Mingjing Chen and Alex Orailoglu, *Scan Power Reduction for Linear Test Compression Schemes Through Seed Selection*, in **IEEE Transactions on Very Large Scale Integration (VLSI) System**, Volume 20, Issue 12, December 2012, Page(s):2170-2183.
- Ali Ahmadi, Haralampos-G. Stratigopoulos, Ke Huang, Amit Nahar, Bob Orr, Michael Pas, John M. Carulli and Yiorgos Makris, *Yield Forecasting Across Semiconductor Fabrication Plants and Design Generations*, in **IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems**, 2018.
- Baris Arslan and Alex Orailoglu, *Power-Aware Delay Test Quality Optimization for Multiple Frequency Domains*, in **IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems**, Volume 35, Issue 1, January 2016, Page(s):141-154.
- Syng-Jyan Wang, Katherine Shu-Min Li, Shih-Cheng Chen, Huai-Yan Shiu and Yun-Lung Chu, *Scan-Chain Partition for High Test-Data Compressibility and Low Shift Power Under Routing Constraint*, in **IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems**, Volume 28, Issue 5, May 2009, Page(s):716 - 727.

- Mahmut Yilmaz, Krishnendu Chakrabarty and Mohammad Tehranipoor, *Test-Pattern Selection for Screening Small-Delay Defects in Very-Deep Submicrometer Integrated Circuits*, in **IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems**, Volume 29, Issue 5, May 2010, Page(s):760 - 773.
- Haralampos-G. Stratigopoulos, and Yiorgos Makris, *Error moderation in low-cost machine-learning-based analog/RF testing*, in **IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems**, Volume 27, Issue 2, February 2008, Page(s):339-351.
- Xiao Liu, Michael S. Hsiao, Sreejit Chakravarty and Paul J. Thadikaran, *Efficient techniques for transition testing*, in **ACM Transactions on Design Automation of Electronic Systems (TODAES)**, Volume 10, Issue 2, April 2005, Page(s):258-278.
- Ismet Bayraktaroglu and Alex Orailoglu, *Concurrent Test for Digital Linear Systems*, in **IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems**, Volume 20, Issue 9, September 2001, Page(s):1132-1142.
- Indradeep Ghosh, Anand Raghunathan, and Niraj K. Jha, *A Design-for-Testability Technique for Register-Transfer Level Circuits Using Control/Data Flow Extraction*, in **IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems**, Volume 17, Issue 8, August 1998, Page(s):706-723.
- Janusz Rajski, Jerzy Tyszer, Mark Kassab and Nilanjan Mukherjee, *Embedded Deterministic Test*, in **IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems**, Volume 23, Issue 5, May 2004, Page(s):776-792.
- Syng-Jyan Wang and Yung-Hua Yeh, *High-Level Test Synthesis With Hierarchical Test Generation for Delay-Fault Testability*, in **IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems**, Volume 28, Issue 10, October 2009, Page(s):1583-1596.
- Mohammad Tehranipoor, Mehrdad Nourani and Krishnendu Chakrabarty, *Nine-Coded Compression Technique for Testing Embedded Cores in SoCs*, in **IEEE Transactions on Very Large Scale Integration (VLSI) Systems**, Volume 13, Issue 6, June 2005, Page(s):719-731.
- J. Rajski, J. Tyszer and N. Zacharia, *Test Data Decompression for Multiple Scan Designs with Boundary Scan*, in **IEEE Transactions on Computers**, Volume 47, Issue 11, November 1998, Page(s):1188 - 1200.
- Jitendra B. Khare, Wojciech Maly, Susanne Griep and Doris Schmitt-Landsiedel, *Yield-Oriented Computer-Aided Defect Diagnosis*, in **IEEE Transactions on Semiconductor Manufacturing**, Volume 8, Issue 2, May 1995, Page(s):847 - 860.
- I. Ghosh and M. Fujita, *Automatic Test Pattern Generation for Functional Register-Transfer Level Circuits Using Assignment Decision Diagrams*, in **IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems**, Volume 20, Issue 3, March 2001, Page(s):402 - 415.
- Mingjing Chen and Alex Orailoglu, *On Diagnosis of Timing Failures in Scan Architecture*, in **IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems**, Volume 31, Issue 7, July 2012, Page(s):1102-1115.

- Jakub Janicki, Mark Kassab, Grzegorz Mrugalski, Nilanjan Mukherjee, Janusz Rajske, and Jerzy Tyszer, *Test Time Reduction in EDT Bandwidth Management for SoC Designs*, in **IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems**, Volume 32, Issue 11, November 2013, Page(s): 1776-1786.
- Jiang Brandon Liu and Andreas Veneris, *Incremental Fault Diagnosis*, in **IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems**, Volume 24, Issue 2, February 2005, Page(s):91-101.
- Yiorgos Makris, Ismet Bayraktaroglu, and Alex Orailoglu, *Enhancing reliability of RTL controller-datapath circuits via invariant-based concurrent test*, in **IEEE Transactions on Reliability**, Volume 53, Issue 2, June 2004, Page(s):269-278.
- M. Sivaraman and A.J. Strojwas, *Path delay fault diagnosis and coverage - a metric and an estimation technique*, in **IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems**, Volume 20, Issue 3, March 2001, Page(s):440 - 457.
- Baris Arslan and Alex Orailoglu, *Aggressive Test Cost Reductions through Continuous Test Effectiveness Assessment*, in **IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems**, Volume 35, Issue 6, 2016, Page(s):2093-2103.
- Ke Peng, Muhittin Yilmaz, Krishnendu Chakrabarty, and Mohammad Tehranipoor, *Crosstalk- and process variations-aware high-quality tests for small-delay defects*, in **IEEE Transactions on Very Large Scale Integration (VLSI) Systems**, Volume 21, Issue 6, 2013, Page(s):1129-1142.
- Zhiyuan Wang, Malgorzata Marek-Sadowska, K-H. Tsai, and Janusz Rajske, *Analysis and methodology for multiple-fault diagnosis*, in **IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems**, Volume 25, Issue 3, March 2006, Page(s):558-575.
- Andreas Riefert, Riccardo Cantoro, Matthias Sauer, Matteo Sonza Reorda, and Bernd Becker, *A Flexible Framework for the Automatic Generation of SBST Programs*, in **IEEE Transactions on Very Large Scale Integration (VLSI) Systems**, Volume 24, Issue 10, October 2016, Page(s):3055-3066.